Abstract-This paper develops a common-mode (CM
I. INTRODUCTION
T HE three-level neutral point clamped (3L-NPC) topology is one of the most popular multilevel topologies used in the industry [1] . It provides a simple solution to extend voltage and power ranges of the existing two-level voltage source inverter (2L-VSI) since the commutation voltages of all semiconductor devices are half of the dc-link voltage [2] .
One important application for 3L-NPC topology is to work as a bidirectional interface between the utility grid and various dc sources such as renewable energy and energy storage. When the pulse width modulation technique is employed, the high-voltage slew rates (dv/dt) caused by switching operations are major conductive common mode (CM) and radiated electromagnetic interference (EMI) noise sources. Standards such as EN 55022, EN 61000-6-3, and EN 61000-6-4 specify the limits H. Zhang, L. Yang, and S. Wang are with the Department of Electrical and Computer Engineering, University of Florida, Gainesville, FL 32601 USA (e-mail: ahuan80s@gmail.com; yanglemike@ufl.edu; shuowang@ieee.org).
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of EMI emissions from power electronics devices for residential, commercial, and industrial applications. In order to investigate the EMI characteristics of power electronics systems, EMI models must be first developed. EMI reduction techniques can be developed based on these developed models. The models can also be used to predict EMI, evaluate the effectiveness of EMI filters and EMI reduction techniques. Although a lot of EMI modeling work has been conducted for 2L-VSIs [3] - [11] , very little serious work has been done on 3L-NPC topology. A 2L-VSI has two switches per phase leg and a 3L-NPC inverter has four switches and two diodes. As a result, the number of high dv/dt nodes increases from one to three per phase when a 3L-NPC instead of 2L-VSI is used. The influence of the two added high dv/dt nodes are missed in the analysis of existing works [12] , [13] . It greatly complicates the EMI analysis.
The complexity can be illustrated in Fig. 1 . In Fig. 1 , a threephase grid-connected 3L-NPC inverter with an LCL harmonic filter has three nodes with different dv/dt in each phase. The dc bus also has a different dv/dt against ground. For example, in phase A, if dc component is not considered, there are four different dv/dts against the ground potential at nodes A, A1, A2 and the dc bus and all of them can contribute to CM EMI noise. The parasitic capacitances between these nodes and ground are determined by the packaging of the semiconductor devices and the physical structure and connections of device heatsinks and dc bus. So they are different too. Because of this, it is inappropriate to simply characterize 3L-NPC topology using a single CM noise source as did in existing literatures [4] , [6] - [14] . A more comprehensive and accurate model needs to be developed for 3L-NPC topology.
In this paper, the CM EMI noise model is first developed for the three-phase 3L-NPC topology. Based on the developed model, CM noise is predicted and compared with the measurement results. A CM noise reduction technique with a bridge at a large impedance ratio is proposed based on the developed model. Finally, both simulation and experimental results verified the proposed noise reduction technique.
II. CM EMI MODEL FOR NPC INVERTERS
Two basic approaches have been used to characterize EMI emissions: time-domain and frequency domain EMI modeling 0278-0046 © 2017 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
See http://www.ieee.org/publications standards/publications/rights/index.html for more information. [5], [7] . Both approaches involve the modeling of EMI noise sources and noise propagation paths. The difference between the two mainly lies in the noise source modeling. For the time-domain approach, researchers characterize the noise source with physical structure-based [3] or behaviorbased device model [9] . The model is either developed from parameter extraction or the turn-on and turn-off dynamics of the semiconductor devices. The models are then simulated with software such as Saber or Pspice to obtain the current waveforms that flowing through the line impedance stabilization networks (LISNs). A discrete Fourier transformation (DFT) is used in postprocessing to predict the noise spectrum. The upper limit of the frequency of DFT is the key for setting the simulation time step. For conducted EMI noise, standards such as EN 61000-6-3 define the frequency range from 150 kHz to 30 MHz. The maximum allowable time step is about 16 ns according to the Nyquist-Shannon sampling theorem. Because of this, for a complicated circuit with multiple parasitic components, simulation could be very time consuming [7] and convergence problems may occur [6] .
Frequency domain analysis is another approach used for EMI analysis. Substitution theory is applied in this approach to replace the original switches with noise sources in order to linearize the circuit [15] . The rest of the circuit will not be influenced if the noise sources have the same time-domain waveforms as the originals. One method to get the time-domain waveforms is through measurement. If the switching waveforms are properly sampled, the waveforms can be rebuilt with the sampled data and transformed to frequency domain using DFT algorithms. Some papers simplify the process by assuming the switching waveforms are purely trapezoidal [4] , [6] , [8] , [10] . Based on the Laplace transformation, the analytical expressions can be derived. However, actual switching waveforms have high-frequency (HF) ringing waveforms, so the predicted noise spectrum may not be accurate at HFs.
One issue which must be solved of using the frequencydomain approach is that because only one noise source should be used at a time, the noise sources of all phases must be combined to a single CM noise source before this CM noise source can be replaced with its noise spectrum for EMI prediction. This is due to the fact that if the noise sources are replaced with their spectra before they are combined to one source, the phase information will be lost. Therefore, when the phase information cannot be preserved, it is better to keep the analysis in time domain. This does not mean physical structure-based device models must be used for time-domain analysis. The equivalent circuit developed for frequency-domain analysis can still be used, but the noise sources must be replaced by their time-domain waveforms other than their spectra. This approach will be used in this paper.
A. Noise Source Modeling
The noise source modeling for the 3L-NPC topology starts from a single-phase analysis. Fig. 2(a) shows its phase A leg connecting to the dc bus. Q 1A -Q 4A are IGBTs or other semiconductor devices and D 1A -D 6A are diodes.
The first step is to extract major CM parasitic capacitances of noise sources. C P 1 -C P 6 are the major CM parasitic capacitances. If the phase leg is built by discrete semiconductor devices, C P 6 could be ignored due to the small emitter and anode to ground/heatsink CM parasitic capacitance of Q 1A and D 1A . C P 1 , C P 4 and C P 5 are the collector and cathode to ground/heatsink CM parasitic capacitances of
is the cathode to ground/heatsink CM parasitic capacitance of D 5A . C P 2 is the combined CM parasitic capacitances between emitter and anode of Q 4A , D 4A and D 6A and ground/heatsink. Because of this, C P 2 could be bigger than C P 5 . This indicates that CM parasitic capacitance of the upper and lower parts of the phase leg is asymmetric when discrete devices are used.
If the whole phase leg is integrated into one power module, such as the SEMIKRON SKiiP 28MLI07E3V1 used in the prototype of this paper, the values of C P 1 -C P 6 are determined by its packaging. Fig. 3 shows the internal packaging of an integrated 3L-NPC phase leg with IGBTs and diodes integrated. The CM parasitic capacitance of each semiconductor device is determined by the area of conductor layer of each device shown in Fig. 3 . The capacitances were measured with a Keysight 4294A precision impedance analyzer after the module is installed on the heatsink. The measured capacitances are shown in Fig. 3 . It shows that C P 2 (128 pF) and C P 5 (132 pF) are very close in this case.
The next step is to apply the substitution theory to the semiconductor switches of the circuit [15] , [16] . As shown in Fig. 2(b) , the three branches composed of and D 6A are replaced by two noise current sources i 5A and i 6A . All noise sources shall have the same time-domain waveforms as the original branches they replaced with, and it is important to note that voltage sources cannot be in parallel and current sources cannot be in series.
The circuit can be further simplified based on superposition theory. In the analysis, the dc capacitors are treated as short circuits to CM noise due to their small ac impedances. The current sources i 4A , i 5A , and i 6A can be eliminated in the final CM EMI model since they are shorted by noise sources v 1A , v 2A , v 3A and the dc capacitors. The noise model becomes Fig. 2(c) . 
It is obvious that
The three-phase CM EMI noise model for the 3L-NPC inverter is therefore shown in Fig. 2 (e). All CM parasitic capacitances are tripled in the three-phase model because the CM parasitic capacitances of three phases are in parallel.
It is assumed that two series IGBTs have the same voltage drops at off states, the relationships between switching states and the corresponding noise sources can be derived in Table I .
From Table I v
By substituting (6) into (3) and (4), the relationship between two CM noise sources is
By substituting (7) into (5), it is found as
This means that only two of the three CM noise sources in Fig. 2(e) are independent.
B. Noise Propagation Path Modeling
The impedance of the EMI propagation path is measured using a Keysight 4294A precision impedance analyzer from 150 kHz to 30 MHz. The dc bus parasitic capacitance C BUS in Fig. 1 is measured as 0.3 nF. For the LCL filter, in order to investigate the propagation path's influence on CM EMI noise, two different LCL filters are tested in the experiments. The capacitor C O for both filters is 20 μF. The inductors L 1 and L 2 for both filters are 0.57 mH. However, the equivalent parallel capacitances (EPCs) of the inductors in these two filters' inductors are different. Fig. 4(a) and (b) show the CM impedance curves of three L 1 s in parallel for both filters. Since L 2 has the almost same impedance curve as L 1 , it is not shown here.
For filter 1, the inductors' parallel resonance caused by the EPCs and the inductance is at around 1 MHz in Fig. 4(a) . For filter 2, the inductors' parallel resonance caused by the EPCs and the inductance is at around 2 MHz in Fig. 4(b) . This indicates the EPCs are much smaller than those in filter 1. There are also highorder series resonances and parallel resonances above 10 MHz in both impedance curves. Since for CM currents, the inductors of three phases are in parallel, the CM inductance is 0.19 mH. The impedance in Fig. 4 (a) and (b) can be approximately modeled using the two-stage inductor models with extracted parameters in Fig. 4(c) and (d) , respectively. The comparisons between the The CM impedance of LISNs is simply modeled as a 50 Ω/3 resistor since each phase is 50 Ω. More accurate impedance can be found in datasheet.
C. Final CM EMI Noise Model
The final CM EMI noise system model including both the noise source model and the noise propagation path model is in Fig. 5 . C N is the sum of all the parasitic capacitances between the dc bus and the ground
Existing literatures on 3L topology only considered one noise source v CM of the CM EMI model in Fig. 5 . In this paper, it is proved that three noise sources are necessary to model the 3L-NPC topology. The model reveals that, the suppression of noise source v CM only cannot fully solve the CM EMI issue in the 3L-NPC inverter. Noise generated by v CM1 and v CM3 must be considered and suppressed as well.
D. CM EMI Noise Prediction
The NPC inverter in Fig. 1 has a switching Fig. 6 shows the comparison between the simulated and the measured spectra at a sample rate of 50 MSa/s for the CM noise source v CM . The difference is very small. The simulated CM noise spectra flowing through 50 Ω/3 LISN resistance with LCL filters 1 and 2 are compared with the measured ones in Fig. 7 (a) and (b) , respectively. The predicted noise spectra match the measured one very well. The noise peaks and valleys of the noise spectra in Fig. 7 can be explained by the equivalent noise model in Fig. 5 . The frequency f peak1 of the peak 1 is determined by the total CM parasitic capacitance and CM inductance in
so there is no difference for the two filters. The frequencies of the noise valleys around 1 MHz in Fig. 7(a) and around 2 MHz in Fig. 7(b) are determined by the impedance peaks in Fig. 4(a) and (b), respectively, as discussed in [17] and [18] . For the same reason, the frequencies of peak 2 are also determined by the impedance valleys in Fig. 4(a) and (b) .
III. CM NOISE CANCELLATION WITH BALANCE

A. Conditions for Model Simplification and Balance
The balance technique has been proposed and used in several papers for EMI noise reduction [15] , [19] , [20] . In most applications, the technique is only used to suppress one noise source at a time. Therefore, in order to apply the balance technique to the CM EMI noise model, which has three noise sources in Fig. 5 , some efforts are needed.
First, C P 2 (128 pF) and C P 5 (132 pF) are very close so they can be treated as equal. If they are unequal, three small capacitors can be added to the smaller one to make them equal. This can be done by adding three small capacitors between the collectors of IGBTs and the heatsink of the three legs. Based on the Thevenin theorem, v CM1 and v CM3 branches can then be equivalent to a new branch in Fig. 8 (a) . From (8), the new equivalent noise source (v CM1 + v CM3 )/2 is equal to v CM /2 because its dc component V DC /2 does not contribute to CM noise.
Second, a Y-capacitor C CM is added between dc bus point N and the ground. C CM is big enough so that
Then, the CM noise current i C in Fig. 8(a) is determined by v CM /2 and 3(C P 5 + C P 2 ) only. Both v CM /2 and the impedance of 3(C P 5 + C P 2 ) in Fig. 8(a) can be doubled without changing i C as shown in Fig. 8(b) . Fig. 8(b) can be further transformed to Fig. 8(c) based on the network theory. C J is the equivalent to the three-phase output parasitic capacitance of the 
3L-NPC inverter
In a summary, the 3L-NPC topology can be modeled with one noise voltage source v CM when the following two conditions are met: 1) C P 2 equals to C P 5 and 2) the total dc bus to ground capacitance is much larger than 3(C P 5 + C P 2 ). If these two conditions cannot be met, the generalized model in Fig. 5 should be used. The reduced CM EMI noise model in Fig. 8(c) is a special case of the generalized model.
B. Bridge With a Large Impedance Ratio for Noise Reduction
The balance technique is applied to the simplified CM noise model in Fig. 9(a) . An inductor L N is added between the neutral O on ac side and the neutral N on dc side. Equivalently, a Wheatstone bridge is developed as shown in Fig. 9(b) . If the impedance of 3C O is much smaller than the impedance Z(L N ) of L N , it can be ignored here. The balance condition of the Wheatstone bridge in Fig. 9(b) is
where Z(L 1 ) is the impedance of inductor L 1 in each phase. When the balance condition is met, the voltage difference v G 21 between G1 and G2 in Fig. (b) is theoretically zero so no CM currents flow through LISNs. If there is any imbalance in the Wheatstone bridge, CM noise cannot be fully cancelled and the CM noise voltage on LISNs is given by (13) based on Thevenin equivalent circuit in Fig. 9 (c) where V G 21 (s) and Z G 21 are the Thevenin equivalent voltage source and impedance of the Wheatstone bridge in Fig. 9(b) .
There are infinite groups of C CM and L N that can be chosen to balance the Wheatstone bridge, but the good design is to select a ratio k at which the CM noise reduction is less sensitive to the undesired imbalance due to component parameters mismatch.
If Δ% is the percentage of unbalanced impedance of
By substituting (13) into (15),
This shows how Δ% and k influence the output of Wheatstone bridge. Fig. 10 is a 3-D graph showing V G 21 (s)/V C M (s) as a function of Δ% and k when k changes from 0.01 to 100 and Δ% changes from −50% to 50%. It clearly shows that the highest V G 21 (s) always happen at k = 1. This is reasonable as it is well known that the Wheatstone bridge is most sensitive when k = 1. It is shown in (16) that, when k is much larger than 1 or close to 0, V G 21 (s) becomes very small and close to 0 even the bridge is significantly unbalanced. Therefore, it is better to design a k that is close to 0 or much bigger than 1 to significantly reduce CM noise. This is called noise reduction technique with a bridge at a large impedance ratio.
Since k is already bigger than 1 for the current design given that C N is larger than C J , (931 pF versus 648 pF), it is therefore reasonable to design a k much larger than 1. This conclusion will be further verified from Z G 21
Substituting (16) and (17) into (14), yields (18) shown at the bottom of the next page. When k is much bigger than 1, (18) , shown at the bottom of the next page, can be simplified as
.
It shows that V LISNs (s) is monotonic to k. When k increases, CM EMI noise flowing through LISNs will decrease. In this design, Z(L 2 ) is equal to Z(L 1 ). It is obvious that the bigger k is, the smaller the V LISNs (s) is. A big C CM and a small L N should be designed to achieve high k.
However, C CM cannot be too big because of line frequency grounding current limit defined in standard such as VDE 0126-1-1 as well as possible false grounding current protection trigger. At the same time, L N should include the parasitic inductance from N to O if it is significant. The question is how to meet the balance condition (13) in a wide frequency range since Z(L 1 ) and Z(L N ) are not always inductance due to their parasitic parameters as shown by Fig. 4 .
C. Coupling L N with L 1 to Improve Performance
In order to minimize the influence of the parasitic parameters of L 1 and L N on the balance, L N should be coupled with L 1 as proposed in single-phase power electronics in [15] . In Fig. 11 , L 1 and L N are coupled in each phase. Fig. 12(a) shows an implementation of the coupled inductor, where L N has only one turn. I i1 , I i2 , and I i3 are the currents flowing through the branchs 1, 2, and 3 on phase i as shown in Fig. 12(b) , where i = a, b, c. V i1 , V i2 and V i3 are the voltage drops on the inductor L 1 and L N of phase i.
In Fig. 12(b) , if L 1 has n 1 turns, L N has n 2 turns, M is mutual inductance, and L 1 and L N are fully coupled
The coupled inductors are modeled with transformer models with parasitic parameters in Fig. 12 (c) . R P and C P are the parasitic parameters of the coupled inductor reflected to the primary side of the transformer.
If the voltage drop over C O is ignored, based on Fig. 12 (c)
where Z P is the impedance of R P and C P in parallel. If I 01 , I 02 , I 03 , V 01 and V 02 are defined as
I 02 = I a2 + I b2 + I c2 (25)
Substituting (22) to (26) into (27) and (28) yields
Based on (29) and (30), the resulting decoupled circuit is shown in Fig. 12(d) . And the balance condition (13) becomes
D. Discussion on the Power Loss and Size Reduction due to the Balance Technique
The implementation of the balance technique to the 3L-NPC topology needs a balance inductor L N and a Y capacitor C CM . When balance condition (31) is met, the CM currents flowing through L N and C CM can be approximately evaluated by using the Wheatstone bridge given in Fig. 9(b) with the circuit disconnected from the ground at G1 and G2. Both CM currents are small due to the large impedances of C J and L 1 . Therefore, the copper loss of the two added components is very small.
For the core loss in magnetic components, the coupling of L N and L 1 may change the magnetic flux within the magnetic core thus influences the ac loss. However, since a large k in (31) is required for better performance of the balance technique, the number of turns n 2 for L N is very small. Besides, as aforesaid discussed, the CM current flowing through L N is very small so the magnetic flux change is very small too. Because of this, the core loss increase is very small. Meanwhile, the DM current flowing through L 1 is usually much larger than the CM current. Therefore, coupling of L N with L 1 usually does not require a redesign of the existing L 1 s. As shown by the example in Fig. 12(a) , the one-turn L N s use thin copper wires, thus very little cost is introduced.
The implementation of the developed balance technique can also reduce the size of CM filters. If the CM noise is not reduced with the developed balance technique, a large CM EMI filter which is much bigger than the balance inductor L N s and capacitor C CM must be used. This is because the CM EMI filter must have big inductance and capacitance to achieve high attenuations at low frequencies so as to meet EMI standards, and at the same time, it must conduct CM current and full DM current. It is therefore concluded that the implementation of the proposed noise reduction technique can also reduce the size of EMI filters.
IV. SIMULATION AND EXPERIMENTAL VERIFICATION
In both simulation and experiment, the number of turns n 1 for L 1 is 47. In order to have a large k, n 2 for L N is designed as 1 and L N is coupled with L 1 . k equals to 47/3 and C CM is calculated as 9.2 nF from (31). 
A. Simulation Verification of the Balance Technique
The simulation is conducted using Fig. 5 with all noise sources replaced with their measured time-domain waveforms. The noise is obtained from the voltage drop on LISN 50 Ω/3 resistance. Fig. 13 shows the simulated CM EMI noise spectra before and after the balance technique is applied when an LCL filter 1 is used. It shows that a maximum 55-dB noise reduction is achieved and the whole noise spectrum is greatly reduced within the concerned frequency range. This simulation does not include the parasitic inductance of the connection between O and N. The noise spectrum with balance applied and a 1-μH parasitic inductance in series with L N is compared with that with balance applied but without parasitic inductance in Fig. 14 . A detail analysis shows that the noise peak at around 8-MHz is caused by the resonance of the parasitic inductance and the paralleled EPCs of L 1 and L 2 . This peak can be reduced or pushed to higher frequencies by reducing the EPCs or parasitic inductance. The leakage inductance of the L N is ignored as L N is small otherwise it should be counted as part of the parasitic inductance between N and O in the analysis of this paper.
B. Experimental Verification of the Balance Technique
A 1-kW NPC inverter prototype which has the same circuit as in Fig. 1 is used in the experiments. The dc bus voltage is 200 V. In the first experiment, the CM noise with LCL filter 1 is measured. In the second experiment, the dc neutral N and ac neutral O are connected. The CM noise is measured. In the third experiment, the two neutrals are disconnected, but the neutral O is grounded via a 9.2-nF CM capacitor. This capacitor and C O s are now CM capacitors so they can reduce CM noise. Fig. 15 shows the results of the first three experiments. It shows that by connecting the two neutrals, low-frequency CM noise can be reduced a little bit. However, it also generates a high-frequency noise peak at around 8.3 MHz due to the parasitic inductance for the same reason as in Fig. 14 . If the neutral O is grounded via a 9.2 nF, the CM noise from 500 kHz to 10 MHz can be reduced. The noise below 400 kHz and above 10 MHz is not reduced. The purpose of these experiments is to provide a fair baseline for the proposed balance technique. In all of the measured EMI spectra in this paper, the noise floor is 40 dBuV.
In the fourth experiment, the proposed large impedance ratio balance with coupled inductors (k = 47/3) is applied to the inverter and the CM noise is measured. The L N has only one turn and is coupled with L1 (47 turn). As discussed before, a 9.2-nF C CM is added between the dc bus and the ground. The measured CM noise is compared with the bare CM noise with LCL filter 1 only in Fig. 16 . The CM noise is greatly reduced by up to 40 dB from 150 kHz to 2 MHz. After 2 MHz, due to the resonance between the parasitic inductance and the EPCs of the L 1 an L 2 , there is a noise peak at around 7.3 MHz. In the fifth experiment, the CM noise with LCL filter 2 but without balance is measured. In the sixth experiment, the CM noise with LCL filter 2 and the large impedance ratio balance with coupled inductors (k = 47/3) applied is measured. They are compared in Fig. 16 . It shows that because the inductors of LCL filter 2 have higher impedances than the inductors of LCL filter 1 at high frequencies as shown in Fig. 4(a) and (b) , LCL filter 2 achieves bigger noise reduction than LCL filter 1 from 2 to 30 MHz for both bare noise and balanced noise cases. Furthermore, because LCL filter 2 has much smaller EPCs than LCL filter 1, the noise peaks caused by the resonance between EPCs and parasitic inductance are increased from 7.3 to 13 MHz. Compared with the lowest CM noise in Fig. 15 with a 9.2-nF CM capacitor between O and the ground, the large impedance ratio balance technique greatly reduces both low-frequency and high-frequency noise by up to 40 dB. Fig. 17 shows that after the parasitic inductance between O and N is reduced, the noise peak is pushed to a higher frequency.
To validate that the Wheatstone bridge at a large impedance ratio can greatly reduce CM noise even the bridge is unbalanced, different C CM s are used in the balance with the LCL filter 2 in Fig. 18 . It is shown that the bridge with large impedance ratios can greatly reduce CM noise even with the imbalanced C CM . The noise reduction differences are within 8 dB when C CM changes from 8.2 to 11.2 nF. This is very good for industrial applications.
V. CONCLUSION
Compared with conventional two-level topologies, the CM noise model of a three-level NPC topology has more number of noise sources and is much more complicated. In this paper, a CM noise modeling technique is developed for three-level three phase NPC topologies. Furthermore, noise source and noise propagation paths are modeled. The modeling technique is validated via both simulations and experiments. It is a powerful tool for the CM noise analysis for 3L-NPC topologies. Based on the developed model, the balance condition is also identified for CM noise reduction. A CM noise reduction technique with a bridge at a large impedance ratio is proposed for three-phase NPC topologies. It is found that the large impedance ratio and the coupling between the balance inductor and the filter inductor can greatly improve noise reduction performance in a wide frequency range even the bridge is unbalanced. The filter inductor's parasitic capacitance also plays an important role in high-frequency noise. The proposed noise reduction technique has the advantages of easy implementation, high performance and insensitive to the imbalanced impedance. Both simulations and experiments were conducted to validate the proposed large impedance ratio balance technique. It is shown that the proposed technique can greatly reduce CM noise of NPC topology in a wide frequency range.
